



PATENT APPLICATION
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: John Bruno
Serial No.: 10/064,856
Filing Date: August 23, 2002

Examiner: Nathan W. Ha
Art Unit: 2814
Docket No.: 00100.02.0038

**Title: INTEGRATED CIRCUIT HAVING MEMORY DISPOSED THEREON AND
METHOD OF MAKING THEREOF**

Mail Stop AF
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Certificate of First Class Mailing
I hereby certify that this paper is being sent via first class
mail, postage prepaid, in an envelope addressed to: Mail
Stop AF, Commissioner for Patents, P. O. Box 1450,
Alexandria, VA 22313-1450, on this date:

10/19/05
Date

Chris J. Reckamp
Chris J. Reckamp

AFTER FINAL RESPONSE

Dear Sir:

In response to the Final Office Action mailed July 19, 2005, for the above-identified patent application, Applicant responds as follows:

REMARKS

Applicant respectfully traverses and requests reconsideration.

Claims 1, 2, 5-9, and 21-22 stand rejected under 35 U.S.C. §102(e) as being anticipated by Urakawa. If the rejection is maintained, Applicant respectfully requests that the finality of the office action be withdrawn as it does not appear to provide a prima facie §102(e) rejection with respect to claims 8 or 22 since these claims are not mentioned in the §102(e) rejection.

As to claim 1, in the "Response to Arguments" section, the office action also does not address Applicant's remarks regarding the system memory limitation and in particular, the office action fails to point out where the Urakawa reference teaches system memory that is operative to store system instructions that is in electrical communication on the carrier substrate with the information router via electrical leads and wherein the system instructions are stored and